Abstract. Homomorphic encryption allows computation on encrypted data and makes it possible to securely outsource computational tasks to untrusted environments. However, all proposed schemes are quite inefficient and homomorphic evaluation of ciphertexts usually takes several seconds on high-end CPUs, even for evaluating simple functions. In this work we investigate the potential of FPGAs for speeding up those evaluation operations. We propose an architecture to accelerate schemes based on the ring learning with errors (RLWE) problem and specifically implemented the somewhat homomorphic encryption scheme YASHE, which was proposed by Bos, Lauter, Loftus, and Naehrig in 2013. Due to the large size of ciphertexts and evaluation keys, on-chip storage of all data is not possible and external memory is required. For efficient utilization of the external memory we propose an efficient double-buffered memory access scheme and a polynomial multiplier based on the number theoretic transform (NTT). For the parameter set (n = 16384, log 2 q = 512) capable of evaluating 9 levels of multiplications, we can perform a homomorphic addition in 0.94 ms and a homomorphic multiplication in 48.67 ms.
Introduction
A homomorphic encryption scheme enables a third party to perform meaningful computation on encrypted data and a prime example for an application is the outsourcing of a computational task into an untrusted cloud environment (see, e.g., [5, 12, 13, 28] ). Such schemes come in different flavors, the most versatile being a fully homomorphic encryption (FHE) scheme, which allows an T. Pöppelmann-This work was mainly carried out when the author was an intern in the Cryptography Research group at Microsoft Research, Redmond. unlimited number of operations. The first FHE scheme was proposed by Gentry in 2009 [23] and led to many new schemes optimized for better efficiency or security (e.g., [6, 8, 16, 24, 26, 30, 39] ). FHE schemes usually consist of a so-called somewhat or leveled homomorphic scheme with limited functionality together with a procedure to bootstrap its capabilities to an arbitrary number of operations. The somewhat homomorphic encryption (SHE) schemes are usually a lot more efficient than their corresponding FHE counterparts because bootstrapping imposes a significant overhead. Examples of SHE schemes are the BGV [8] and LTV [30] schemes and the subsequent YASHE [4] scheme, which are relatively straightforward and conceptually simple as they mainly require polynomial multiplication and (bit level) manipulation of polynomial coefficients for evaluation of ciphertexts (i.e., mul, add). But even limited SHE schemes are still slow and especially for relatively complex computations, evaluation operations can take several hours, even on high-end CPUs [25, 29] . A natural question concerning FHE and SHE is whether reconfigurable hardware can be used to accelerate the computation. However, as ciphertexts and keys are large and require several megabytes or even gigabytes of storage for meaningful parameter sets, the internal memory of FPGAs is quickly exhausted, and required data transfers between host and FPGA might degrade the achievable performance.
These may be reasons that previous work mainly focuses on using GPUs [19, 40, 41] and ASICs [21, 44] , and that FPGA implementations either work only with small parameters and on-chip memory [11] or explicitly do not take into account the complexity of transferring data between an FPGA and a host [9, 35] . For our implementation we use the Catapult data center acceleration platform [34] , which provides a Stratix V FPGA on a PCB with two 4 GB memory modules inserted into the expansion slot of a cloud server. This fits nicely into the obvious scenario in which homomorphic evaluation operations are carried out on encrypted data stored in the cloud. Since future data centers might be equipped with such accelerators, it makes sense to consider the Catapult architecture as a natural platform for evaluating functions with homomorphic encryption.
Our Contribution. To our knowledge, we provide the first fully functional FPGA implementation of the homomorphic evaluation operations of an RLWEbased SHE scheme. Our main contribution is an efficient architecture for performing number theoretic transforms, which is used to implement the SHE scheme YASHE. Compared to previous FPGA implementations of integer-based FHE schemes (e.g., [9] ) we especially take into account the complexity of using off-chip memory. Thus we propose and evaluate the usage of the cached-NTT [2, 3] for bandwidth-efficient computations of products of large polynomials in Z q [X]/(X n + 1) and the YASHE specific parts of the KeySwitch and Mult algorithms. The main computational burden is handled by a large integer multiplier built out of DSP blocks and modular reduction using Solinas primes. An implementation of the parameter set (n = 16384, log 2 q = 512) that can handle computations on the encrypted data of multiplicative depth up to L = 9 levels (for t = 1024) roughly matches the performance of a software implementation of the parameter set (n = 4096, log 2 q = 128) supporting just one level [29] . With only 48.67 ms for a homomorphic multiplication (instead of several seconds in software) we provide evidence that hardware-accelerated somewhat homomorphic cryptography can be made practical for certain application scenarios.
Background

Somewhat Homomorphic Scheme YASHE
The homomorphic encryption scheme YASHE [4] is based on the multi-key FHE scheme from [30] and the modified, provably-secure version of NTRU in [38] . In [4] , two versions of YASHE are presented. We use the more efficient variant.
The system parameters are fixed as follows: a positive integer m = 2 k that determines the ring R = Z[X]/(X n + 1) and its dimension n = ϕ(m) = m/2, two moduli q and t with 1 < t < q, discrete probability distributions χ key , χ err on R, and an integer base w > 1. We view R to be the ring of polynomials with integer coefficients taken modulo the m-th cyclotomic polynomial X n + 1.
be defined by reducing the elements in R modulo q, similarly we define R t . A polynomial a ∈ R q can be decomposed using base w as a =
The scheme YASHE makes use of the functions
, where w,q = log w (q) + 1. Both functions take a polynomial and map it to a vector of polynomials in R w,q . They satisfy the scalar product property Dec w,q (a), Pow w,q (b) = ab (mod q) .
YASHE consists of the following algorithms. Note that homomorphic multiplication Mult consists of two parts, the rounded multiplication RMult and the key switching step KeySwitch.
and output (pk, sk, evk) = (h, f , γ). Mult(c 1 , c 2 , evk): First apply RMult to c 1 and c 2 and then KeySwitch to the result. Output the ciphertext c mult = KeySwitch(RMult(c 1 , c 2 ), evk).
In Table 1 , we provide the implemented parameter sets and their number of supported multiplicative levels determined by the worst case bounds given in [4] . The plaintext modulus in our implementation is t = 1024 for both parameter sets. Since changing t is relatively easy, we also give the number of multiplicative levels for various other choices to illustrate the dependence on t and possible trade-offs. According to the analysis in [29] , moduli stay below the maximal bound to achieve 80 bits of security against the distinguishing attack with advantage 2 −80 as discussed there. The error distribution χ err is the n-dimensional discrete Gaussian with parameter s = 8 and the key distribution samples polynomials with uniform random coefficients in {−1, 0, 1}. Note that one ciphertext requires n log 2 (q) bits (1 MiB for Set II) and the evaluation key is ( w,q )n log 2 (q) bits large (8 MiB for parameter Set II).
Number Theoretic Transform
Polynomial multiplication can be performed with O(n log n) operations in Z q using the number theoretic transform (NTT), which is basically an FFT defined over a finite field or ring. Given a primitive n-th root of unity ω the forward transformation NTT q (a) of a length-n sequence , where • means coefficient-wise multiplication [18, 45] . Various algorithms that implement the FFT efficiently and which are directly applicable for the NTT are reviewed in [14] . A popular choice is a radix-2, in-place, decimation-in-time (DIT) [15] or decimation-in-frequency (DIF) [22] algorithm that requires roughly n 2 log 2 (n) multiplications in Z q (see [1, 33, 36] for implementation results). Note that in the FFT context precomputed powers of the primitive root of unity ω are often referred to as twiddle factors.
The primes q and q we use in our implementation are Solinas primes of the form q = 2 y −2 z +1, y > z such that q ≡ 1 (mod 2n). In order to find a primitive 2n-th root of unity ψ ∈ Z q that is needed in the NTT transforms as mentioned above, we simply chose random non-zero elements in a ∈ Z q , until a (q−1)/2n = 1 and a (q−1)/2 = −1 and then set ψ = a (q−1)/2n .
Cached-FFT
The general idea of the cached-FFT algorithm [2, 3] , as visualized in Fig. 1 , is to divide the FFT computation into epochs (E) after which an out-of-place reordering step becomes necessary. In an epoch itself the data is split into groups (G) consisting of C = n/G coefficients and computations require only access to members of a group but do not interfere with or require values from other groups.
The required computation on a group is just a standard Cooley-Tukey, radix-2, in-place, DIT FFT/NTT [14, 15] , denoted as C-NTT and the number of stages or passes (recursive divisions into sub-problems) of the C-NTT is P = log 2 (n/G). Thus one C-NTT on a group requires P n 2G multiplications in Z q . As a consequence, during the computation of an NTT/FFT on a group, this group can be stored in a small cache or local memory that supports fast access to coefficients.
For the actual details of the implementation of address generation we refer to the description in [2, 3] . However, referring to the E = 2 case displayed in Fig. 1 , it is easy to see that, with a hardware implementation in mind, it is necessary to read 2n coefficients from the main memory and to write 2n coefficients back to the main memory to compute the FFT. However, only two of these reads/writes are non-consecutive (i.e., the reordering) while two read/writes are in order.
Catapult Architecture/Target Hardware
Because a primary application of homomorphic encryption is use in untrusted clouds, we chose to implement YASHE using a previously proposed FPGA-based datacenter accelerator infrastructure called Catapult [34] . Catapult augments a conventional server with an FPGA card attached via PCIe that features a medium size Stratix V GS D5 (5GSMD5) FPGA, two 4 GB DDR3-1333 SO-DIMM (small outline dual inline memory module) memory modules, and a private inter-FPGA 2-D torus network. In the original work, Catapult was used to accelerate parts of the Bing search engine, and a prototype consisting of 1,632 servers was deployed. The two DRAM controllers on the board can be used either independently or combined in a unified interface. When used independently the DIMM modules are clocked with 667 MHz. The Catapult shell [34, Sect. 3. 2.] provides a simple interface to access the DRAM and to communicate with the host server. It uses roughly 23 % of the available device resources, depending on the used functionality like DRAM, PCIe, or 2-D torus network. Application logic is implemented as a role. For our design, we restrict the accelerator to only a single FPGA card per server. Spanning multiple FPGAs is a promising avenue for improving performance, but is left for future work. Note also that none of the work presented here is exclusive to Catapult and that any FPGA board with two DRAM channels, a sufficiently large FPGA, and fast connection to a host server will suffice. However, Catapult is specifically designed for datacenter workloads, so it presents realistic constraints on cost, area, and power for our accelerator.
High Level Description
The goal of our implementation is to accelerate the (cloud) server-based evaluation operations Mult and Add of YASHE (and polynomial multiplication in general) without interaction with the host server using the Catapult infrastructure. Key generation, encryption, and decryption are assumed to be performed on a client and are not in the scope of this work. However, we would like to note that except for a Gaussian sampler, most components required for key generation, encryption, and decryption are already present in our design.
Our main building block is a scalable NTT-based polynomial multiplier that supports the two moduli q and q . The computation of the NTT is by far the most expensive operation and necessary for the polynomial multiplications in RMult and KeySwitch, which are called during a Mult operation. Other computations like polynomial addition or pointwise multiplication are realized using the hardware building blocks from the NTT multiplier. The modulus q > nq 2 is used to compute
in RMult exactly without modular reduction as each coefficient of c 1 and c 2 is smaller than q and thus each coefficient of the result is guaranteed to be smaller than nq 2 . Reductions modulo q are required for the computation of the scalar product c mult = [ Dec w,q (c mult ), evk ] q in KeySwitch and the polynomial addition in Add. A naive implementation of KeySwitch would require w,q polynomial multiplications and w,q − 1 polynomial additions. By using the NTT and its linearity we just compute
and store the evaluation keys evk i in NTT form as evk i = NTT q (evk i ) for i ∈ [0, w,q − 1] (similar to [19, Algorithm 2] ). To deal with the limited internal memory when computing the NTT we use the aforementioned cached-FFT algorithm [2, 3] . This enables us to exploit the memory hierarchy on Catapult where we have access to fast but small FPGA-internal memory (≈4.9 MiB) and large but slow external DRAM (two times 4 GB). We also incorporate some of the optimizations to the NTT proposed in [36] . By merging the multiplication by powers of ψ into the twiddle factors of the main NTT computation we not only save n multiplications but also eliminate expensive read and write operations. To optimally utilize the burst read/write capabilities of the DRAM 1 we have designed our core in a way that we balance non-continuous reorderings and continuous reads or writes. While we only implemented two main parameter sets, our approach is scalable and could be extended to even larger parameter sets and is also generally applicable as we basically implement polynomial multiplication, which is common in most RLWE-based homomorphic encryption schemes.
The general architecture of our HomomorphicCore design is shown in Fig. 2 . We have divided our implementation into a memory management unit (NTTMemMgr) and an NTT computation unit (NttCore). The NTTMemMgr component loads or stored groups while NttCore is responsible for the computation of the C-NTT on the cache. Both components have access to the memories ConstDualBuf and DataDualBuf. The DataDualBuf buffer contains a configurable number of groups of a polynomial and the ConstDualBuf buffer contains the constants (e.g., twiddle factors or evaluation keys) that correspond to the groups in DataDualBuf. To the NttCore it does not matter which subset of the cached-NTT has to be computed as this is only determined by the loaded data and twiddle factors. This makes the design simpler and also easier to test. To support moduli q and q we implemented two butterfly units that share one large integer multiplier. Both buffers are double-buffered so that the NttCore component can compute on one subset of the data while the NTTMemMgr component can load or store a new subset from or into the other buffer. Ciphertexts, NTT constants, and keys are held in one of the two DRAMs (Dram0 or Dram1) and are provided to the core from the outside over the UserIo and CatapultShell components. The CatapultShell component implements a simple PCI Express (PCIe) interface that allows the host server to issue commands (e.g., Add, or Mult) and to transfer data. Evaluated ciphertexts are also stored in the DRAM and can be read by the host after a computation is finished.
Hardware Architecture
In this section we describe our hardware architecture with an emphasis on the memory bandwidth-friendly cached-NTT polynomial multiplier.
Implementation of the Cached-NTT and Memory Addressing
A crucial aspect when implementing the cached-NTT is efficient access to the main memory (i.e., DRAM) and the use of burst transfers. In this section we describe how data is transferred between the main memory (Dram0 and Dram1) and the cache memory (DataDualBuf and ConstDualBuf) and how these transfers are optimized.
General Idea. The cached-FFT has been designed for systems with a small cache that supports fast access to coefficients during the computation of a C-NTT on a group. For our core we do not have a transparent cache, like on a CPU, but implement the fast directly addressable internal on-chip memories DataDualBuf and ConstDualBuf using BRAMs. As we know exactly which values are required at which time, we explicitly load a group into the internal memory before and write it back after a C-NTT computation. The necessary reordering (see Fig. 1 ) is either performed before or after a computation on a group and done when reading from or writing data into the DRAM. As the DRAM is large enough, plenty of memory is available for temporary storage, but one epoch has to be computed completely and the reordering has to be finished before the next epoch can be computed. In general, it would be sufficient to just store one group consisting of C = n/G coefficients in each buffer of DataDualBuf. However, we allow the storage and computation on K groups/caches (configurable as generic during synthesis) in D-BRAM0 and D-BRAM1 at the same time (when computing modulo q). One reason is that for relatively small groups we can then avoid frequent waiting for the pipeline to clear after a C-NTT has been computed. Additionally, storing of multiple groups allows more efficient usage of burst reads and writes.
For efficiency (due to less memory transfers) and simplicity we restrict our implementation to a cached-NTT with two epochs 2 . We thus support only dimensions n = 2 2n for n ∈ N. For Set I we use (n = 4096, E = 2, G = 64, P = 6) and for Set II (n = 16384, E = 2, G = 128, P = 7).
Supported Commands. To simplify the implementation of homomorphic evaluation algorithms (see Sect. 5) and to abstract away implementation details we support a specific set of instructions to store or load groups or constants and to compute the C-NTT on such stored groups. A complete set of available commands is provided in Table 2 . These commands could also be used to implement other homomorphic schemes and they can be directly used to realize polynomial multiplication in Z q [X]/(X n + 1) and Z q [X]/(X n + 1). Each command consists of a name, which is mapped to an opcode, and zero, one, or two parameters that define the source or destination of data to be transferred or the buffer on which a computation should be performed. A command either blocks Dram0, Dram1, or NttCore and commands can be executed in parallel, in case no resource conflict happens. Memory transfer and computation commands do not interfere due to the dual-buffering. Additionally, commands can be configured for specific situations. For commands operating on Dram0 or Dram1 the configuration describes how a storage operation should be performed. Supported modes are a continuous burst transfer ([burst]), or bit-reversal of coefficients ([bitrev]), and/or cached-NTT reordering ([ro]) during a write or read operation. The [q] and [q ] configuration determines whether transfers operate on polynomials modulo q or polynomials modulo q . When a homomorphic operation has to be performed the top-level state machine also has to provide the base address of the inputs and the base address of the result memory block. Each command also supports a specific maximum burst transfer size.
The commands itself are described in Table 2 . As an example, the loadgroup[burst](t,x) command loads groups x to x+K−1 from the DRAM at base-address of t into a buffer using the DRAM's fast burst mode. The storegroup[ro, bitrev](t,x) command stores the groups x to x+K−1 in the DRAM at base-address of t but performs the reordering of the cached-NTT and also a bit-reversal. A command used to load constants is the load-twiddles[fwd,q](x, y) command that loads the twiddle factors required to compute groups x to x+K−1 in epoch y using burst mode. While the previous commands can be used to implement general polynomial multiplication, we also provide the YASHE specific load-group-expand, load-chunks, and store-chunks commands. The reason is that the KeySwitch algorithm requires the expansion of one polynomial into w,q polynomials (from now on also referred to as chunks). For efficiency reasons, the computations are thus performed in parallel on all decomposed polynomials and the larger amount of data to be transferred is handled by the previously mentioned commands. The width of the data ports of DataDualBuf and ConstDualBuf is q 2 bits so that we can either store one coefficient modulo q in one position or half of a coefficient modulo q . As a consequence, the minimal size of D-BRAM0 and D-BRAM1 is log 2 q ·K·n· w,q 2G
bits.
Usage of Burst Transfers. A significant advantage of storing multiple groups is that this allows the usage of the DRAM's burst mode. In case memory is written or read continuously ([burst]) it is straightforward to see that K · C coefficients can be handled in one burst transfer. But also when performing the cached-NTT reordering ([ro]) the simultaneous reordering of multiple groups allows better utilization of burst operations 3 . By iterating over the groups and then over the addresses we can write K coefficients using burst mode and thus reduce memory transfer times significantly. Note that the non-continuous access to memory in D-BRAM0 or D-BRAM1 does not introduce a performance bottleneck as the memory is implemented using BRAMs that do not cause a performance penalty when being accessed non-continuously. 3 In the following we only discuss the case of writing coefficients from the FPGA (BRAM) into the external memory (DRAM) in reordered or reordered and bitreversed fashion. However, the same ideas can be also applied for loading from the DRAM and writing into the BRAM on the FPGA. Another improvement is achieved by the combination of the bit-reversal with the reordering procedure of the cached-NTT ([ro,bitrev]) in which case it is possible to write a whole group (C = n/G coefficients) using burst mode. As a consequence, it is even preferable to compute the reordering together with the bit-reversal instead of only the reordering, as the size of the burst write is even larger in this case for relevant parameters (i.e., n/G instead of G).
Computation of the C-NTT on the Cache
The C-NTT is computed on each group in the cache (see the dotted box in Fig. 1 ) and requires arithmetic operations that dominate the area costs of our implementation. Each C-NTT on a group requires P n 2G multiplications in Z q (or Z q ) and the whole cached-NTT requires EG
multiplications in Z q (or Z q ). The address generation in NttCore, which implements the C-NTT, is independent of the group or epoch that is processed. This allows a simple data-path and also testability independently of the memory transfer commands. To saturate the pipelined butterfly unit of the NTT, two reads and two writes are required per cycle and we use the well-known fact that the buffer can be split into two memories, one for even and one for odd addresses (see [32] ). While this approach might lead to wasted space in block memories if small polynomials do not fill a whole block RAM, as in [33] and optimized in [1, 36] , it is not a concern for the large parameter sets we are dealing with. The only input to the NTT, besides the actual polynomial coefficients, that depend on the current group or epoch are the constants like twiddle factors, powers of ψ −1 , or the evaluation key evk. We decided to store each constant in a continuous memory region and load them into the TWID-RAM or EVK-RAM buffers depending on the current group or epoch. While it would also be possible to compute the twiddle factors on-the-fly (as in [36] ) this approach would require an additional expensive q × q multiplier and modulo unit. Additionally, we do not exploit redundancies in twiddle factors or other tricks so that we are able to load constants using the fast burst mode. The only important observation is that when E = 2 the same set of twiddle factors is used for the computation of all groups of the first epoch of the NTT.
For best performance of the NTT q our architecture requires a pipelined NTT butterfly that is able to compute a log 2 (q) × log 2 (q) multiplication, modular reduction, and two accumulations per cycle. For the butterfly of the NTT q , execution in one clock cycle is not necessary as the maximum data width of the ConstDualBuf and DataDualBuf components is q 2 . Thus, at least two cycles are needed to load a coefficient from the buffer in which one coefficient modulo q is split into chunk 0 and chunk 1.
To instantiate the multiplier we used a traditional RTL design that uses four pipelined 72 × 72-bit multipliers generated using the Altera MegaWizard to instantiate a 144 × 144-bit multiplier. The instantiation of four 144 × 144-bit multipliers yields a 288 × 288-bit multiplier and finally a pipelined 576 × 576-bit multiplier. For modular reduction we restrict the moduli q and q to Solinas primes [37] of the form 2 y − 2 z + 1 for y, z ∈ Z and y > z. A modular reduction circuit can then be configured by providing the input bit width and the values y and z as generics/parameters. The implementation only requires a few shifts and few additions/subtractions to perform a modular reduction.
Configuration of Our Core for YASHE
For our prototype we have implemented YASHE's homomorphic evaluation operations Add and Mult using the architecture described in Sect. 4 . As space is limited we only cover the RMult and KeySwitch functions in detail, which are essential for the implementation of Mult. All homomorphic evaluation operations use the hardware architecture described in Sect. 4 and the commands provided in Table 2 . The commands are executed by a large state machine implemented in HomomorphicCore, which is also responsible for interaction with the Catapult shell and host PC.
Implementation of RMult
For RMult, a standard integer polynomial multiplication in Z q [X]/(X n + 1) is required after which the result is rounded and reduced modulo q. Selecting q > nq 2 guarantees that the product c 1 c 2 of two polynomials c 1 , c 2 ∈ Z q [X]/(X n +1) is computed over the integers and not being reduced before it is rounded. Instead of using a single routine for RMult, the host server can make separate calls to a single forward transformationc i = RMultFwd(c i ) so that polynomials to be multiplied with multiple other polynomials have to be transformed only once into the NTT domain. Thec mult = RMultInv(c 1 ,c 2 ) routine then takes two transformed polynomialsc 1 ,c 2 as input and computes the product by performing point-wise multiplication, the inverse NTT, and rounding of the result. While we give up some efficiency (e.g., merging of forward transformation and point-wise multiplication) by this approach, it seems beneficial to provide this additional flexibility when computing homomorphic circuits.
The (simplified) sequence of executed commands for RMultFwd is provided in Algorithm 1, but for the actual implementation load/store operations and NTT computations are executed in parallel to make use of the double-buffer capability of the DataDualBuf and ConstDualBuf components. In step 5 of RMultFwd the input polynomial is expected to be saved in bitreversed order already. This is either ensured by the user when the polynomial is initially transferred to the device or by our implementation in the last step of KeySwitch. The only execution of a reordering load operation is performed in step 11 and all other loads or stores use the burst mode. Thus the second reordering is delayed till the pointwise multiplication in RMultInv which is given in Algorithm 2. In RMultInv the first block of operations (steps 3 to 7) is responsible for the pointwise multiplication. Note that the Add operation of YASHE is basically this loop but mul-pointwise is exchanged by a command for addition in Z q . The first NTT-related load is performed in step 11 in which the final reordering of the forward transform together with the bitreversal step is performed. The final rounding operation 
Implementation of KeySwitch
The control-flow used to implement KeySwitch based on the commands introduced in Sect. 4 and Eq. 1 is given in Algorithm 3. For the forward transformation (step 2 to step 19) the coefficients of the input polynomialc mult can be loaded using the burst mode as they have already been stored in bitreversed representation in RMultInv.
is performed on-the-fly inside the FPGA using the load-group-expand[burst] command. The NTT is then performed on all w,q decomposed polynomials in the buffer. As the twiddle factors are the same for each polynomial we only have to load and store K sets of twiddle factors into the ConstDualBuf component (each set containing P · w,q /2 coefficients). During the NTT computation on all polynomials the results are accumulated (step 18) and then stored (step 19). The relatively slow reordering operation load-chunks[ro, q] is performed at the beginning of the second epoch and not after the first epoch as the accumulation and multiplication with the evaluation keys takes additional time so that we can balance the time required for memory transfers and computation. As the forward transformed polynomials are already stored in the correct order, we just have to perform a burst read at the beginning of the inverse transformation in step 24. Additionally, the computation is much less involved as we only have to compute one INTT q and not w,q computations of NTT q caused by the decomposition. 
7:
forall chunks y ∈ 0 . . . w,q − 1:
8:
ntt-on-buffer[q](y)
9:
store-chunks[burst,q](t1, Kx)
10:
//Epoch 1
11:
forall groups x ∈ 0 . . . G/K − 1:
12:
load-twiddles[fwd,q](Kx, 1)
13:
load-evk(ē vk, Kx)
14:
load-chunks [ 
Results and Comparison
In this section we provide post place-and-route (post-PAR) results and performance measurements of our implementation on the Catapult board [34] equipped with an Altera Stratix V (5GSND5H) FPGA and two 4 GB DRAMs.
Resource Consumption and Performance
The resource consumption of our implementation is reported in Table 3 . Achieving a high clock frequency for parameter Set II is challenging. One reason seems to be that, due to our design choices, we have to deal with extremely large structures like several thousand bit wide adders and a large integer multiplier. Such structures are tedious to manually optimize and it is hard to determine an optimal pipeline length. Another reason is that the design is congested and that placement and fitting have to satisfy strict constraints imposed by the PCIe and DRAM controllers in the Catapult shell. Still, switching to larger devices to reduce congestion would also increase costs. Cycle counts for evaluation operations are given in Table 4 and are obtained using the PerfMonitor component that logs cycle counts and transfers them to the host server over PCIe, if requested. The usual approach of obtaining cycle counts from simulation is not possible as we are using an external DRAM without a cycle accurate simulation model. Note that the Mult operation requires to execute RMult and KeySwitch. Also note that the runtime does not simply scale for higher clock frequencies as the DDR memory interface is running in its own clock domain and thus the memory bandwidth is not significantly increased by higher clock frequencies of the HomomorphicCore component.
A good indicator for the efficiency of our memory addressing is the saturation of the log(q) × log(q) modular multiplier. One NTT requires n 2 log 2 (n) multiply-accumulate (MAC) operations so that KeySwitch takes at least C KS ( w,q , n) = ( w,q + 1)( n 2 log 2 (n) + n) cycles assuming one clock cycle per MAC ( w,q forward and one inverse NTT, see Eq. 1). For parameter Set II we get C KS (8, 
Comparison with Previous Work
Cao et al. [9] describe an implementation of the integer-based FHE scheme in [16] on a Virtex-7 FPGA (XC7VX980T) but explicitly do not take into account the bottleneck that may be caused by accessing off-chip memory. Their implementation achieves a speed up factor of 11.25 compared to a software implementation but for large parameter sets, which might promise some performance gains, the design does not fit on current FPGAs. An FPGA implementation of an integer multiplier for the Gentry-Halevi [24] FHE scheme is proposed in [43] .
The architecture requires about 462,983 ALUs, and 720 DSPs on a Stratix-V (55GSMD8N3F45I4) and allows 768K-bit multiplications. It is reported to be about two times faster than a similar implementation on an NVIDA C2050 GPU. Another 768K-bit multiplication architecture is proposed by Wang et al. in [44] targeting ASICs and FPGAs. An outline of an implementation of a homomorphic encryption scheme is given in [17] using Matlab/Simulink and the Mathwork HDL coder. The used tools limit the available basic multiplier width to 128 bits and the design requires multiple FPGAs to deal with long vectors. An ASIC implementation of a million-bit multiplier for integer-based FHE schemes is presented by Doröz et al. in [21] . The computation of the product of two 1,179,648-bit integers takes 5.16 million clock cycles. Synthesis results for a chip using the TSMC 90 nm cell library show a maximum clock frequency of 666 MHz and thus a runtime of 7.74 ms for this operation, equivalent to that of a software implementation. This shows, similar to our result, that the biggest challenges in the implementation of homomorphic cryptography in hardware are the large ciphertext sizes that do not fit into block RAMs (our case) or caches instantiated with the standard library (Doröz et al. [21] ).
Wang et al. [42] present the first GPU implementation of an FHE scheme and provide results for the Gentry-Halevi [24] scheme on an NVIDIA C2050 GPU. The results were subsequently improved in [40] . A GPU implementation of the leveled FHE scheme by Brakerski et al. [8] is given in [41] . In [19] Dai et al. provide an implementation of the DHS [20] FHE scheme that is based on the scheme in [30] . For the parameters (n = 16384, log 2 (q) = 575), they require 0.063 s for multiplication and 0.89 s for relinearization (key switching) on a 2.5 GHz Xeon E5-2609 equipped with an NVIDIA GeForce GTX 690.
A software library that implements the Brakerski-Gentry-Vaikuntanathan (BGV) [7, 8] scheme is described in [27] . In [29] , a software implementation of YASHE is reported which for the parameter set (n = 4096, q = 2 127 − 1, w = 2 32 ) executes Add in 0.7 ms, RMult in 18 ms, and KeySwitch in 31 ms on an Intel Core i7-2600 running at 3.4 GHz. So our hardware implementation can evaluate Mult on a parameter set supporting 9 levels in 48.67 ms while the software requires 49 ms for parameters supporting only 1 multiplicative level.
Roy et al. [35] proposed an implementation of YASHE with n = 2 15 and a modulus of log 2 (q) = 1228 bits. They use a much larger next generation FPGA (Virtex-7 XC7V1140T) from a different vendor so that a comparison with our work is naturally hard -especially regarding the economical benefits of using FPGAs. We see the biggest contribution of the work by Roy et al. in their efficient implementation of independent processors that use the CRT to decompose polynomials. This approach avoids large integer multipliers and simplifies routing and performance tuning. When we designed our core, the added complexity and the need to lift polynomials from CRT to natural representations in hardware appeared to be too expensive. However, the authors of [35] do not consider the costs of moving data between external memory and the FPGA but just assume unlimited memory bandwidth. This naturally simplifies the design and placement but does not appear to be a realistic assumption. In our work a considerable amount of time was spent to implement efficient memory transfers and to optimize the algorithms in this regard. However, we see our work and the work of Roy et al. as a first step towards an efficient accelerator.
Future Work
While implementing the scheme we encountered several challenges that might also be a good start for future work. A big issue was verification and simulation time due to the large problem sizes. Different design or simulation approaches are probably needed for larger parameter sets. Another area of future work is the design of a more efficient and easier to synthesize large-integer modular multiplier and further design space exploration and implementation of larger parameter sets. Additionally, it might also make sense to investigate the applicability of the Chinese remainder theorem (CRT) in combination with the cached-NTT.
